Every premium and members-only resource for $9.99/month, as a no-commitment subscription. See the plans

PalateKit

Sign in
Menu

Request a resource

Describe the resource you are missing in one sentence. We will email you when it is published.

0 / 280

A page, a video or an image online.

Unlock PalateKit

Unlock everything

Plan

Paying means accepting our terms of sale.

Secure payment by Stripe. Receipts and invoices sent by email.

Welcome back

Sign in to install, download or save this resource. A free account is enough for free resources.

SystemVerilog design for FPGA and ASIC v1.0.0

Use this resource to design and verify SystemVerilog modules for FPGA or ASIC

New

  • 440 downloads
  • 208 likes
  • 235 saves

Free

Install with the CLI

In a terminal, from the folder you want:

npx --yes palatekit@latest install systemverilog-fpga-asic-design

With no option, the skill goes to ~/.agents/skills/; add --agent claude-code (or codex, cursor…) to target an agent.

First time: connect the CLI with

npx --yes palatekit@latest login

The agent writes modular SystemVerilog for FPGA or ASIC: interfaces, synchronous design, clock domain crossing, timing constraints and testbenches. You get a readable design and leads for optimizing resources and power.

Mostly picked by

Updated November 2, 2026

Card for the “SystemVerilog design for FPGA and ASIC” skill

Details

Works in
Install guides
Generates with
Your agent's model
Licence
Apache-2.0

Similar resources

View all

What you get

  • SKILL.md: modular design, clocks and timing constraints
  • SKILL.md: verification, testbenches, resources and power

Good fit for

  • You write a processing block for an FPGA
  • You must verify a design before synthesis

Not for

    Tags

    • systemverilog
    • fpga
    • asic

    About

    You say

    “Write a synchronous FIFO SystemVerilog module with its testbench.”

    Card for the “SystemVerilog design for FPGA and ASIC” skill

    Skill published by mindrally under the Apache-2.0 license, delivered in its original version.

    Show more

    How to use it

    1. Install the skill in your agent's skills folder
    2. Ask your agent to design and verify SystemVerilog modules for FPGA or ASIC
    3. Review and adjust the result

    Content preview

    Files

    • LICENSE11.3 KB
    • NOTICE-PALATEKIT.md0.5 KB
    • SKILL.md2.7 KB

    Origin and licence

    Listed unmodified

    Author
    mindrally
    Source
    github.com/mindrally/skills/tree/7682ca77710e0971eab4e0ae5dddfa281aea0ba5/systemverilog
    Licence
    Apache-2.0

    Notice

    « systemverilog » (mindrally, Apache-2.0) livré dans sa version d'origine : fiche en français et en anglais par PalateKit.

    User reviews

    –

    No ratings yet

    Loading reviews…

    Delete your review?

    Your rating and comment will be removed from the page.