Every premium and members-only resource for $9.99/month, as a no-commitment subscription. See the plans

PalateKit

Menu

Request a resource

Describe the resource you are missing in one sentence. We will email you when it is published.

0 / 280

Unlock PalateKit

Unlock everything

Plan

Paying means accepting our terms of sale.

Secure payment by Stripe. Receipts and invoices sent by email.

Welcome back

Sign in to install, download or save this resource. A free account is enough for free resources.

UVM verification testbench for an SPI controller v1.0.0

Use this resource to design a UVM verification testbench for an SPI controller

New

  • 289 downloads
  • 39 likes
  • 154 saves

Free

Install with the CLI

In a terminal, from the folder you want:

npx --yes palatekit@latest install uvm-spi-verification-testbench

First time: connect the CLI with

npx --yes palatekit@latest login

The prompt asks for a complete, reusable UVM testbench for an SPI controller, covering corner cases such as SPI interrupts and bus recovery conditions. Parts of the text are unclear, so check the target device before running it.

Mostly picked by

Updated November 2, 2026

Card for the “UVM verification testbench for an SPI controller” prompt

Details

Generates with
Your agent's model
Licence
CC0-1.0

Similar resources

View all

What you get

  • The full prompt, ready to paste
  • SPI controller specification to paste after the prompt
  • Simulator and UVM version to set

Good fit for

  • A verification engineer starting from an empty testbench
  • A student discovering UVM on a serial bus

Not for

    Tags

    • UVM
    • SPI
    • verification
    • testbench
    • serial bus

    About

    You say

    “Write the SPI agent and scoreboard, with a bus-error recovery test.”

    Card for the “UVM verification testbench for an SPI controller” prompt

    Prompt published by dhasarathankkp@gmail.com under the CC0-1.0 license, delivered in its original version.

    Show more

    How to use it

    1. Paste the prompt into your assistant or agent
    2. Ask it to design a UVM verification testbench for an SPI controller
    3. Review and adjust the result

    Content preview

    Files

    • LICENSE0.6 KB
    • NOTICE-PALATEKIT.md0.5 KB
    • uvm-spi-verification-testbench.md0.3 KB

    Origin and licence

    Listed unmodified

    Author
    dhasarathankkp@gmail.com
    Source
    github.com/f/prompts.chat/blob/cecef6fc73c2c389770695a56252d331981727de/prompts.csv
    Licence
    CC0-1.0

    Notice

    « VLSI asic design verification engineer  » (dhasarathankkp@gmail.com, CC0-1.0) livré dans sa version d'origine : fiche en français et en anglais par PalateKit.

    User reviews

    –

    No ratings yet

    Loading reviews…

    Delete your review?

    Your rating and comment will be removed from the page.