Every premium and members-only resource for $9.99/month, as a no-commitment subscription. See the plans

PalateKit

Sign in
Menu

Request a resource

Describe the resource you are missing in one sentence. We will email you when it is published.

0 / 280

A page, a video or an image online.

Unlock PalateKit

Unlock everything

Plan

Paying means accepting our terms of sale.

Secure payment by Stripe. Receipts and invoices sent by email.

Welcome back

Sign in to install, download or save this resource. A free account is enough for free resources.

FPGA: RTL, clock domain crossing and HLS v1.0.0

Use this resource to design and verify a logic block for an FPGA

New

  • 366 downloads
  • 167 likes
  • 210 saves

Free

Install with the CLI

In a terminal, from the folder you want:

npx --yes palatekit@latest install fpga-rtl-design

With no option, the skill goes to ~/.agents/skills/; add --agent claude-code (or codex, cursor…) to target an agent.

First time: connect the CLI with

npx --yes palatekit@latest login

The agent helps write RTL, handle timing constraints and clock domain crossings, and verify the block. You get an architecture and a list of points to check in simulation.

Mostly picked by

Updated November 2, 2026

Card for the “FPGA: RTL, clock domain crossing and HLS” skill

Details

Works in
Install guides
Generates with
Your agent's model
Licence
Apache-2.0

Similar resources

View all

What you get

  • SKILL.md: agent role and working rules
  • references/patterns.md: recommended methods and templates
  • references/validations.md: checks to run before delivery

Good fit for

  • Your FPGA design fails timing closure
  • You are moving an algorithm to high-level synthesis

Not for

    Tags

    • fpga
    • verilog
    • vhdl
    • timing

    About

    You say

    “Write a Verilog FIFO between two asynchronous clocks and plan the simulation tests.”

    Card for the “FPGA: RTL, clock domain crossing and HLS” skill

    Skill published by omer-metin under the Apache-2.0 license, delivered in its original version.

    Show more

    How to use it

    1. Install the skill in your agent's skills folder
    2. Ask your agent to design and verify a logic block for an FPGA
    3. Review and adjust the result

    Content preview

    Files

    • LICENSE10.1 KB
    • NOTICE-PALATEKIT.md0.5 KB
    • references/patterns.md18.6 KB
    • references/sharp_edges.md8.7 KB
    • references/validations.md4.2 KB
    • SKILL.md1.1 KB

    Origin and licence

    Listed unmodified

    Author
    omer-metin
    Source
    github.com/omer-metin/skills-for-antigravity/tree/e8dcf4e8737921a10088bd5c9eb65e81f74c051f/skills/fpga-design
    Licence
    Apache-2.0

    Notice

    « fpga-design » (omer-metin, Apache-2.0) livré dans sa version d'origine : fiche en français et en anglais par PalateKit.

    User reviews

    –

    No ratings yet

    Loading reviews…

    Delete your review?

    Your rating and comment will be removed from the page.